Discussion:
[USRP-users] Something about B210 board
442777816
2014-03-05 13:36:53 UTC
Permalink
Hi,all
I met some problems about my B210 board.
1. The fpga source downloaded from ettus.com just only contained sth named B200,is it same with the sources of B210? And is the schematic fit for B210 board?
I established a project by ISE and compiled it ,but when I run the example rx_samples_to_file, and it also shows that the .bin file in burned into B210 successfully,but then some errors like below pop up.
AssertionError:accum_timeout < _timeout
in uint64_t radio_ctrl_core_3000_impl::wait_for_ack(bool)
at ~/radio_ctrl_core_3000.cpp:234


What should I do to establish a .bin on my own?




2.When I run the examples ,the code can identify the specific device ,right? And I guess the device is made by the make function in B210_impl.cpp file.But I couldn't find the inclusion relation, it seems that the B210_impl.cpp is not used at all!It does really confuse me..
Can the latest UHD support changing the bandwidth of B210? If not ,can I modify it?




Thank you very very much! :D



Greeting,
Chuang
Ian Buckley
2014-03-05 17:40:15 UTC
Permalink
You can pull the latest source code for both the FPGA RTL and the Host based API and example applications from:
https://github.com/EttusResearch/uhd
The current public release version is UHD 3.7.0.

To build for B210, in a shell environment already setup for a versions of Xilinx ISE14.4 or newer:
cd INSTALL_ROOT/uhd/fpga/usrp3/top/b200
make B210

When the build is complete you will be able to find the .bin and .bit files, as well as report files in the directory:
INSTALL_ROOT/uhd/fpga/usrp3/top/b200/build-B200

B200/B210 share a common PCB schematic and RTL FPGA design.

-Ian
Post by 442777816
Hi,all
I met some problems about my B210 board.
1. The fpga source downloaded from ettus.com just only contained sth named B200,is it same with the sources of B210? And is the schematic fit for B210 board?
I established a project by ISE and compiled it ,but when I run the example rx_samples_to_file, and it also shows that the .bin file in burned into B210 successfully,but then some errors like below pop up.
AssertionError:accum_timeout < _timeout
in uint64_t radio_ctrl_core_3000_impl::wait_for_ack(bool)
at ~/radio_ctrl_core_3000.cpp:234
What should I do to establish a .bin on my own?
2.When I run the examples ,the code can identify the specific device ,right? And I guess the device is made by the make function in B210_impl.cpp file.But I couldn't find the inclusion relation, it seems that the B210_impl.cpp is not used at all!It does really confuse me..
Can the latest UHD support changing the bandwidth of B210? If not ,can I modify it?
Thank you very very much! :D
Greeting,
Chuang
_______________________________________________
USRP-users mailing list
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Michael West
2014-03-05 23:46:06 UTC
Permalink
Chuang,

Setting the bandwidth for the B210 is on our list of improvements for UHD.
We are working on it. Keep an eye out for it in future releases.

If you can't wait for the feature to be released, you can make your own
changes to UHD to implement it. There is a place holder in the code for it
in ad9361_ctrl class called set_bw_filter(). Simply implement that
function and then you can call multi_usrp::set_rx_bandwidth() to set it.

Best regards,
Michael E. West
Senior Software Design Engineer
Ettus Research
www.ettus.com
Post by Ian Buckley
You can pull the latest source code for both the FPGA RTL and the Host
https://github.com/EttusResearch/uhd
The current public release version is UHD 3.7.0.
To build for B210, in a shell environment already setup for a versions of
cd INSTALL_ROOT/uhd/fpga/usrp3/top/b200
make B210
When the build is complete you will be able to find the .bin and .bit
INSTALL_ROOT/uhd/fpga/usrp3/top/b200/build-B200
B200/B210 share a common PCB schematic and RTL FPGA design.
-Ian
Hi,all
I met some problems about my B210 board.
1. The fpga source downloaded from ettus.com just only contained sth
named B200,is it same with the sources of B210? And is the schematic fit
for B210 board?
I established a project by ISE and compiled it ,but when I run the
example rx_samples_to_file, and it also shows that the .bin file in burned
into B210 successfully,but then some errors like below pop up.
*AssertionError:accum_timeout < _timeout*
*in uint64_t radio_ctrl_core_3000_impl::wait_for_ack(bool)*
*at ~/radio_ctrl_core_3000.cpp:234*
What should I do to establish a .bin on my own?
2.When I run the examples ,the code can identify the specific device
,right? And I guess the device is made by the make function in
B210_impl.cpp file.But I couldn't find the inclusion relation, it seems
that the B210_impl.cpp is not used at all!It does really confuse me..
Can the latest UHD support changing the bandwidth of B210? If not ,can I modify it?
Thank you very very much! :D
Greeting,
Chuang
_______________________________________________
USRP-users mailing list
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
_______________________________________________
USRP-users mailing list
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
442777816
2014-03-06 07:21:29 UTC
Permalink
Another thing has been confusing me , can I use the UHD to write any of the registers in AD9361?
I found that neither b200_impl.cpp or b200_impl.hpp is included by one application programme(like rx_samples_to_file.cpp), how can the application make a device by using the Classes in files which are not included ,such like b210_impl.hpp?


Thank you all!


Greeting,
Chuang
Michael West
2014-03-06 18:41:56 UTC
Permalink
Chuang,

No, there is no generic way to write any of the registers in AD9361. You
will have to modify the code for that capability.

As for your other question, there is a static block in b200_impl.cpp that
registers the find and make functions (search for UHD_STATIC_BLOCK). The
make function returns a device::sptr. The implementation-specific code is
accessed through that device interface and the property tree. The
convention in the code to do things like change a property is to create a
property in the property tree, register a subscribe or coerce function to
it that does the actual work, and then create a function in multi_usrp that
sets/gets the property value.

Regards,
Michael E. West
Senior Software Design Engineer
Ettus Research
www.ettus.com
Post by 442777816
Another thing has been confusing me , can I use the UHD to write any of
the registers in AD9361?
I found that neither b200_impl.cpp or b200_impl.hpp is included by one
application programme(like rx_samples_to_file.cpp), how can the application
make a device by using the Classes in files which are not included ,such
like b210_impl.hpp?
Thank you all!
Greeting,
Chuang
_______________________________________________
USRP-users mailing list
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Loading...